Hardware transactions supported

Posted on Updated on

Since version 1.9.0, STMX supports hardware memory transactions in addition to classic software ones. It uses Transactional Synchronization Extensions (TSX) available at least on the following Intel x86_64 processors released in June 2013:

  • Intel Core i5 4570
  • Intel Core i5 4670
  • Intel Core i7 4770

To actually use hardware memory transactions with STMX, you will need:

  • a CPU supporting Intel TSX, for example one from the above list
  • a 64-bit OS (currently tested on Debian GNU/Linux x86_64)
  • a 64-bit installation of Steel Bank Common Lisp (SBCL) version 1.0.55 or later Note: x86_64 is often named AMD64 – they are the same thing
  • the latest STMX version – download it from GitHub as described in Installation and loading below

The current hardware memory transactions implementation is very fast, yet it still has room for optimizations. Currently, it can accelerate short transactions up to 4-5 times while seamlessly falling back on software transactions when the hardware limits are exceeded. Experiments with hand-optimized code (not yet included in STMX) show that the maximum possible performance increase is 7-8 times.

This entry was posted in STMX Development and tagged , , , , , , , .

Leave a comment